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Atomic profiles ~secondary ion mass spectroscopy! and cross-section transmission electron
microscopy ~TEM! images of selectively etched, annealed profiles were studied for boron energies
from 200 eV to 10 keV and rapid thermal processing anneals at 900, 975, and 1050 °C. Consistent
variations of dopant depth were obtained over this process range. TEM images showed evidence of
lateral dopant variation near the edges of poly-Si gate structures, perhaps an effect of lateral
straggling and reflection of ions from the polymask. © 1998 American Vacuum Society.
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I. INTRODUCTION
Production activities with 0.25 mm devices @256 Mb
DRAM ~dynamic random access memory! and advanced mi-
croprocessors# have hardly begun and yet critical attention
has already begun to focus on the processing needs for dop-
ing of devices that are 2–3 generations ahead. The increas-
ingly lengthy, complex, and expensive path to a fully inte-
grated process and advanced device design requires that we
determine that there are no ‘‘show stoppers’’ well in advance
of the process need. The 1994 Semiconductor Industry As-
sociation ~SIA! Technology Roadmap1 identified the chal-
lenge of shallow junction (,0.1 mm) formation to be a criti-
cal issue for fabrication of advanced devices. The challenge
comes in at least five stages. At the first is the need to un-
derstand the behavior of dopants and defects under the con-
ditions required for shallow junction formation.2 The second
stage is the development of production-worthy tools that can
function reliably and efficiently in the shallow junction pro-
cess regime. The third stage is the work of integrating indi-
vidual process steps, in this case ion implantation and rapid
thermal processing ~RTP!, into a robust process unit. The
following stages are the integration of the shallow junction
doping process with contact and interconnect technology to
create a complete process flow for devices with the desired
feature size and density and finally the design and production
of advanced, large-scale circuits to exploit this process capa-
bility. This work takes advantage of recent advances in the
second state, development of new tools for ion implantation,3
and rapid thermal processing,4–6 to address the initial parts of
the third stage of this process for 0.25–0.1 mm devices. The
task of estimation of the processing conditions for as yet to
be developed advanced device technologies has been worked
by many people and with many approaches.7 One of the most
obvious and, as it turns out, successful strategies is to take
the lead from two famous ‘‘laws’’ that have described inte-
grated circuit devices for several decades now, the exponen-
tial growth in time of the number of transistors ~Gordon
Moore’s ‘‘law’’ 8! and the exponential decrease in the cost
per bit of memory circuits,9 and look for characteristics of
advanced processes and devices which change in an expo-
nential fashion with time.10 The process conditions in this
study were chosen to span the energy range for boron im-
a!Electronic mail: Current
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FIG. 1. Expectations for scaling of gate size, junction depths for source/drain
contacts and channel doping ~including source/drain extensions!, and typical
ion ranges for As and B dopant for CMOS technologies out to 256 Gb
DRAMs ~50 nm gates in 2020 AD! ~Ref. 1!.
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plantation and RTP from 0.5 to 0.1 mm devices ~Fig. 1!
corresponding to boron high-dose implant energies spanning
10 keV–200 eV, source drain junction depths from 0.2 mm
to >50 nm, and device technologies spanning 16 Mb to
>16 Gb DRAM eras ~see Table I!.
II. TEST STRUCTURES AND PROCESSING
CONDITIONS
Transmission electron microscopy ~TEM! and secondary
ion mass spectroscopy ~SIMS! analysis arrays were fabri-
cated on 200 mm p-Si wafers. The wafers were first im-
planted with a 0.25 mm technology n-well doping
sequence11,12 using a 9500xR implanter. A 0.25 mm poly-Si
layer was deposited over a 65 Å SiO2 film, implant doped
with phosphorous, annealed, and plasma etched. The test ar-
rays were then implanted with an xR ~LEAP! tool with boron
to a dose of 1015 B/cm2 ~Table II!. The wafers were held at a
tilt angle of 7° ~and 0° twist! to allow for an analysis of beam
shadowing effects.
The final ion energies spanned a range from 10 keV to
200 eV. For ion energies of 5 and 2 keV, implants were done
with drift ~where the ion energy is determined by the extrac-
tion voltage at the ion source! and differential ~where the
final ion energy is determined by the difference between the
extraction voltage and the reverse-polarity terminal supply!
beams. For the differential mode beams, the source extrac-
tion voltage was 10 kV for the 5 keV case and 5 keV for all
other cases. The beam profile on the wafer for the differential
mode beams was controlled by a focus electrode in the dif-
ferential lens assembly. The focus voltage was held at
>25 kV for all differential mode beams. The vacuum condi-
tions expected during high-dose implantation of complemen-
tary metal–oxide–semiconductor ~CMOS! devices was
simulated by loading four photoresist coated wafers onto the
process wheel, in front of and after the test array wafer in the
order of passage in front of the ion. The charge control
plasma flood source ~PFS!13 was operated with a constant
flow of argon gas, establishing a wheel chamber pressure of
1.231025 mbar for all implants. The PFS was operated with
an arc current of 6 A and guide tube voltage of 210 V for all
implants. The source gas was natural isotopic abundance BF3
and the automated tune time was less than 5 min for all
implants.
The implanted wafers were annealed in a RTP Centura
using a three-stage temperature ramp. Each wafer was pre-
heated to 520 °C and then the closed-loop temperature was
stabilized for 15 s. The first temperature ramp was at 75 °C/s
to a temperature 150 °C lower than the target anneal tem-
perature. The second ramp continued at 50 °C/s to a tempera-
ture 100 °C less than the final temperature. The last ramp
was at 25 °C/s during the final 100 °C rise in wafer tempera-
ture. The soak temperatures in this study were 900, 975, and
1050 °C. The anneal time at the highest temperature was 20
s and the gas ambient was flowing N2 at 5 slpm. The cool
down rate was >35 °C/s.
TABLE I. Source/drain ~S/D! device and process conditions. ~Note: The range in S/D junction depth and B
implant energies corresponds to an estimate of the differences between S/D contact and extensions.!
Device technology Gate size S/D junction B energy S/D anneal cycle
16 Mb 0.50 mm 0.15–0.20 mm 10–15 keV >1000 °C/30 min
64 Mb 0.35 mm 0.10–0.18 mm 7–12 keV >1100 °C/30 s
256 Mb 0.25 mm 50–120 nm 5–10 keV >1050 °C/20 s
1 Gb 0.18 mm 30–100 nm 2–7 keV >950 °C/20 s
4 Gb 0.13 mm 20–80 nm 1–5 keV >900 °C/10 s
16 Gb 0.10 mm 13–70 nm 0.5–4 keV To be determined
64 Gb 70 nm 10–60 nm 0.3–3 keV To be determined
256 Gb 50 nm 8–50 nm 0.2–2 keV To be determined
TABLE II. Implant conditions ~xR LEAP: a tool,a June 1996!.
Boron energy Mode Extraction Beam current Current density
10 keV Drift 10 kV 8.9 mA 0.5 mA/cm2
5 keV Drift 5 kV 4.5 mA 0.15 mA/cm2
Differential 10 kV 8.0 mA 0.09 mA/cm2
2 keV Drift 2 kV 1.0 mA 0.02 mA/cm2
Differential 5 kV 4.0 mA 0.14 mA/cm2
1 keV Differential 5 kV 2.0 mA 0.10 mA/cm2
500 eV Differential 5 kV 1.5 mA 0.05 mA/cm2
200 eV Differential 5 kV 0.8 mA 0.02 mA/cm2
aA prototype tool was used for these implants; production specifications for the xR LEAP will reflect subse-
quent improvements in the machine performance. Implant dose was 1015 B/cm2, current density measured
from profiles at the full width at half maximum conditions.
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III. ANALYSIS TOOLS AND CONDITIONS
Cleaved cross-section slivers from the annealed wafers
were polished to scanning electron micrograph sample qual-
ity on the front side by mechanical polishing with a tripod
fixture using a ‘‘wedge’’ technique.14 After this first polish,
the Boron doping layer was delineated by a variant on the
‘‘Catania cocktail’’ under UV illumination.15 This procedure
of reactive etching the surface of a ‘‘bulk’’ material was
developed by the Catania group to provide a sufficient source
of hole carriers to facilitate the differential etching of the
highly doped junction surface. The chemical etchant was
HF~49%!:HNO3~69.5%!:CH3COOH~100%! in a proportion
of 1:3:8 ~the Cantania recipe called for HF~40%!!. The UV
illumination was provided by a 300 W UV lamp approxi-
mately 12 cm away from the sample and solution and an
exposure time of 4 s. The samples were then mechanically
thinned on the second side to a thickness of >100 nm. The
samples where not ion milled after mechanical polishing.
The TEM images were obtained using a Philips CM30 TEM
operating at 300 kV. The samples were oriented along the
Si^011& direction with a seven-beam collection setting of the
objective lens aperture.
The SIMS profiles were obtained with 3f and 4f Cameca
magnetic sector tools under a variety of operating conditions.
Preliminary samples were taken with a Cameca 3f with 83
nA O21 beams with a (200 mm)2 raster area and a 25 mm
diam analysis spot. Most of the samples were analyzed with
a Cameca 4f with 330 nA O21 beams with a (250 mm)2
raster area and a 30 mm diam analysis spot. The sputter rate
with the 3f tool was 1.8 Å/s and 5 Å/s with the 4f tool. The
bombardment ions in both cases were 7.5 keV O21 with a
sample bias of 14.5 kV ~resulting in a net sputtering energy
of 1.5 keV per O atom!. An oxygen leak was used with the
samples analyzed with the 4f tool. The incidence angle of the
sputtering beam was 52.24° from the surface normal direc-
tion for a primary beam energy of 7.5 keV with 14.5 kV
sample bias ~Fig. 2!, which were the conditions used in this
study.
IV. RESULTS
A. SIMS analysis
SIMS profiles measured with an O2 bleed in the chamber
resolved the peak concentrations of the annealed boron dis-
tributions at depths shallower than 0.01 mm (,10 nm) for
energies as low as 500 eV ~Fig. 3!. The surface equilibration
effects during the first 3 nm of profiling without an O2 bleed
is seen in the 5 keV B profile. A trend that was noticed
earlier16 is that the leading edges ~at and below
>1018 B/cm3! of sub-keV profiles are often systematically
deeper for lower-energy boron beams ~Table III!. This trend
can be seen in the annealed profiles in Fig. 3 as well. As
expected, the RTP soak temperature had a dramatic effect on
the character of the annealed profiles ~Fig. 4!. For a soak
temperature of 1050 °C, the boron profiles at >1018 B/cm3
had shifted >40 nm deeper than the profiles annealed at
900 °C. At concentrations of >1019 B/cm3, the shift is
>60 nm. The profiles annealed at 900 °C were similar in
character to as-implanted profiles.16
B. TEM analysis
The TEM images of the etched junctions mirrored the
effects seen in the SIMS profiles; with deeper delineated re-
FIG. 2. Angle of incidence for O21 and Cs1 sputtering ions in the Cameca
SIMS tool.
FIG. 3. Atomic profiles for annealed boron distributions for a RTP anneal at
900 °C for 20 s and energies ranging from 200 eV to 5 keV and a dose of
1015 B/cm2.
TABLE III. Sheet resistance measurements of low-energy boron junctions.
Boron energy Dose Sheet resistance
~keV! (ions/cm2) ~V/square!
5 1.5 31015 157.54
5 8.0 31014 317.01
1 5.0531014 667.98
0.5 12.0 31014 2277.1
Anneal: 1000 °C for 29 s in N2. Probe type-D ~20 mil tip radius!.
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gions imaged for the combinations of higher boron energies
and higher anneal soak temperatures. The effect of boron
energy for 900 °C annealed junctions is shown in Fig. 5. The
delineation boundaries were somewhat rough ~Fig. 6!. The
scale of the roughness ranged from 20% to 40% of the av-
erage depth of the delineated boundary, being higher for the
shallower junctions. When TEM images of delineation
etched samples were compared with SIMS profiles, the bo-
ron concentration at the boundary of the delineated regions
far from the polyedges was >731019 B/cm3, for the
samples etched for 4 s and >531018 B/cm3 for 8 s etch
cycles. The TEM dopant delineation depth showed a consis-
tent dependence on boron energy and soak temperature over
the full range of this study ~Fig. 7! Many of the TEM images
showed enhanced etching of the heavily doped surface re-
gions within 20–40 nm of the polygate edge. The lateral
position of the enhanced etching was asymmetrical, reflect-
ing the 7° boron incidence angle used in this study. This
effect was most pronounced for lower boron energies and
soak temperatures ~Fig. 8!. No such features were seen in
any of the cross-section TEM images where the dopant etch
was not used.
V. DISCUSSION
This and other recent studies16,17 have seen that formation
of shallow junctions with sub-keV boron implantation and
RTP contains to the best of our knowledge, some new phe-
nomena in addition to the known effects of enhanced dopant
diffusion and defect interactions.2 The principal effects seen
in this study are the deeper tails of the lower-energy boron
profiles, both as-implanted16 and annealed.
The deeper boron tails for lower-energy, sub-keV beams
are highly suggestive of a combination of channeling and
damage accumulation effects. Molecular dynamic ~MD!
calculations18 showed that boron channeling along Si^110&
directions is a significant effect for beam energies as low as
50 eV. The lower damage deposition of lower-energy beams
means that a higher fraction of the boron dose is implanted
before sufficient lattice damage is accumulated to begin to
shut down the Si^110& channeling paths, resulting in a higher
fraction of deeply penetrating boron. In addition to these
considerations, recent MD studies19 have indicated that ther-
mal effects may also contribute to enhanced boron migration
during the implant for boron implants in the 20–500 eV
range. Because the sub-keV implants were all done with the
same source extraction energy, ion neutralization effects,
which were seen in previous studies with large differences
between the extraction and final energies, from 60 to 10 keV
for example,20 are not considered to be significant here. The
understanding of this effect will wait on further studies of the
effects of wafer temperature, beam current, and predamage
FIG. 4. Atomic profiles for annealed boron distributions annealed at 900 or
1050 °C for 20 s and energies 200 eV or 5 keV. The ion dose was
1015 B/cm2.
FIG. 5. Cross-section TEM of selectively etched boron junctions for 5 and 0.5 keV boron implant at a dose of 1015 B/cm2 and a RTP anneal at 900 °C for 20
s. Note the etched surface ‘‘notches’’ near the poly-Si mask. The oxide thickness is 65 Å. The etch delineation boundaries are drawn as an aid to the eye.
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conditions on as-implanted and annealed profiles as well as
new insights resulting from atomic-scale modeling of the
behavior of sub-keV beams in Si.21
The location of dopants and defects near the edge of the
source/drain have a profound effect on the performance of
deep submicron transistors.22 In this study, the beam inci-
dence angle was set at 7° to allow an analysis of junction
asymmetry coupled to Monte Carlo models of lateral
straggling23 ~to be reported later along with a study of beam
divergence effects!. The dramatic enhanced etching seen in
the shallowest junctions near the edge of the polygate ~Figs.
5, 8, and 10! is an indication of a significant lateral dopant
level variation near the polymask. Since no distortion of the
Si surface was seen in samples that were not dopant etched,
edge effects from the plasma etching of the polygates struc-
tures are not important here. Since the locations of the en-
hanced etching regions were offset on either side of the po-
lygates in a manner consistent with the 7° beam incidence
angle, possible strain effects during RTP annealing or defects
associated with different amorphous-to-crystal regrowth
rates along various crystal directions, which would be ex-
pected to be symmetric with respect to the polymask, are
also not considered to be the cause of the observed enhanced
etching.
Lateral doping variations are expected to arise near the
edges of masks due to the ‘‘extra’’ dopant arriving at the Si
surface in the form of ions that entered the top and sides of
the polygate and emerged through a combination of reflec-
tion and lateral straggling to the polysidewall.24 Preliminary
modeling of the positions of ‘‘extra’’ doping regions for 1
keV B ions are in qualitative agreement with the observed
enhanced etching.25
VI. SUMMARY
The challenges of the exponential scaling of CMOS
source/drain junctions to shallower depths ~Fig. 1! was re-
flected in the listing of ‘‘low-energy, high-current boron ~im-
planters!’’ and ‘‘low-leakage shallow junctions’’ as priority
needs for doping technology in the 1994 SIA Technology
Roadmap.1 The challenges of obtaining adequate beam cur-
rents of low-energy boron ions with conventional beamline
technology drove the exploration of techniques such as
plasma immersion ion implantation ~PIII!, which operate
FIG. 6. TEM image of selectively etched boron junction after implantation at
5 keV and anneal at 1050 °C for 20 s. Note the wavy interface between
etched and unetched regions.
FIG. 7. Variation with ion energy and anneal temperature of the vertical
depth of the delineation boundary after selective etching of the boron junc-
tions. The error bars on the delineation depth are the observed roughness of
the interface. Also shown is the mean range and straggling ~error bars! for B
range in Si calculated with the TRIM MC code.
FIG. 8. TEM images of etched boron junction after implantation with ~a! 200
eV or ~b! 5 keV boron and an anneal at 1050 °C for 20 s. Note that the
enhanced etching feature near the edge of the poly-Si mask is seen only in
the lower-energy implant. For the 5 keV implant the junction asymmetry for
this 7° incidence angle beam is easily seen.
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very efficiently in the the 1–10 keV energy range.26 Ad-
vances in beamline technology and rapid thermal processing
have resulted in fabrication of highly doped boron junctions
at depths of 40–60 nm, comparable to the best reported re-
sults from PIII techniques ~Fig. 9!.26 Although much work
remains to be done, these results demonstrate that the basic
structural requirements, >50 nm boron junction depths, with
most of the dopant profile within >20 nm of the surface,
around a 0.1 mm wide gate stack ~Fig. 10!, equivalent to
4–16 Gb DRAM technology can be fabricated with existing
production implant and RTP techniques.
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